

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 1: Cross Reference of Applicable Products

| Product Name: | Manufacturer Part Number | SMD # | Device Type | Internal PIC* |
|--|--------------------------|------------|----------------|------------------------|
| 3.3-Volt Quad Driver | UT54LVDS031LV/E | 5962-98651 | 02, 03, 04, 05 | WD03, WD07, WD28, WD30 |
| 3.3-Volt Quad Receiver | UT54LVDS032LV/E | 5962-98652 | 02, 03, 04, 05 | WD04, WD08, WD29, WD31 |
| 3.3-Volt Quad Receiver with Termination Resistor | UT54LVDS032LVT | 5962-04201 | 01, 02 | WD06, WD10 |
| 3.3V Bus Quad Driver | UT54LVDM031LV | 5962-06201 | 01 | WD21 |
| 3.3V Dual Driver and Receiver | UT54LVDM055LV | 5962-06202 | 01 | WD22 |
| 5.0V Quad Driver | UT54LVDS031 | 5962-95833 | 02 | JR05, JR08 |
| 5.0V Quad Receiver | UT54LVDS032 | 5962-95834 | 02 | JR06, JR09 |
| 5.0V Quad Driver with Cold Spare | UT54LVDS031 | 5962-95833 | 03 | JR10 |
| 5.0V Quad Receiver with Cold Spare | UT54LVDS032 | 5962-95834 | 03 | JR11 |

*PIC = Product Identification Code

1.0 Overview

Low Voltage Differential Signaling (LVDS) and bus Low Voltage Differential Signaling (LVDM) technologies are excellent solutions for moving large amounts of data quickly between system components. LVDS/LVDM systems run at high data rates, with low switching power, high noise immunity, and wide common mode range.

Accurate power calculations are necessary to determine system power supply and thermal management requirements. The purpose of this application note is to review power consumption of CAES Colorado Springs LVDS/LVDM driver and receiver families. To perform a thorough power analysis, it is necessary to investigate both static power consumption and "at frequency" or dynamic power consumption. Static power is the power dissipated under DC conditions when the part is powered, the drivers/receivers are enabled, but the device is not switching. Dynamic power consumption is due to the clocking and switching activity of the device.

This application note develops the components of LVDS/LVDM power consumption and example power dissipation calculations for typical LVDS/LVDM differential line drivers and receivers.

A standard point-to-point configuration is shown in Figure 1. This configuration is terminated by either a 100Ω or 35Ω resistor across the differential pair. Termination resistor selection is determined the differential signaling standard is used. LVDS requires a 100Ω resistor, while LVDM requires 35Ω. A constant current source feeds the differential outputs of the driver. The direction of current flow through the termination resistor (R_T) determines the logic state of the receiver output. In most cases (except when UT54LVDS032LVT is used) the termination is external to the receiver input terminals. Total power consumed by the standard point-to-point configuration is the device power minus the termination power. The LVDS output power consumption is a function of the output swing and the termination.

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 1. Standard point-to-point LVDS Driver Receiver Configuration

2.0 Technical Figures and Data

The following plots show active current, or AIDD, measurements versus frequency and are used as input current for calculating power dissipation and power dissipation capacitance (C_{PD}). The AIDD values are from maximum measurements taken during characterization of a single driver/receiver channel on each device configured under the following conditions.

Please note that the following data was obtained in a lab. The test setup does not match the test configurations shown for the AC and DC electrical characteristics described in the CAES Datasheets and corresponding DSCC SMDs.

2.1 3.3V Device Data

Devices: UT54LVDS031LV/E, UT54LVDS032LV/E, UT54LVDS032LVT, UT54LVDM031LV, and UT54LVDM055LV

Temperature: $T_C = 25^\circ\text{C}, +125^\circ\text{C}, -55^\circ\text{C}$,

Voltage: $V_{DD} = 3.3\text{ V}$

Frequency: $f = 1\text{MHz}, 50\text{MHz}, 100\text{MHz}, 150\text{MHz}, 200\text{MHz}$

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 2A. LVDS Driver Test Configuration.
Unused drivers are driven low, meaning $DIN = V_{SS}$




Figure 2B. LVDS Receiver Test Configuration.
Unused receivers have inputs floating, $RIN+ = RIN- = \text{FLOAT}$

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 2. UT54LVDS031LV/E Active current vs. Frequency




Figure 3. UT54LVDS032LV/E Active current vs. Frequency

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 4. UT54LVDS032LVT Active current vs. Frequency




Figure 5. UT54LVDM031LV Active current vs. Frequency

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 6. UT54LVDM055LV Active current vs. Frequency

Using the AIDD graphs provided above, or the data contained in tables 2 through 6 below, an estimate of the power supply current can be calculated by taking the slope of the line between two adjacent frequencies at a given temperature and multiplying by the user's desired frequency. The values in the "Slope (mA/MHz)" column are the values for the power supply input current that will be used in determining the power dissipation, power dissipation capacitance, and dynamic current consumption later in this application note.

Power dissipation capacitance or (C_{PD}) for the LVDS drivers was calculated using equation 1 as follows. It can be noted that the LVDS driver output switches only 340mV which is approximately 10x less than $V_{DD} = 3.3V$ or 5.0V, so C_{LT} can be neglected.

$$C_{PD} = \frac{\text{Average(AIDD(slope))}}{V_{DD}}$$

The C_{PD} value presented in Table 2 was calculated as follows in example 1.

2.1.1 Example 1

$$C_{PD} = \frac{\text{Average(AIDD(slope))}}{V_{DD}} = \frac{\text{Average}(0.0236, 0.221, 0.216)}{3.3V} = 6.81\text{pF}$$

Calculating Power Dissipation on LVDS Driver/Receiver Family

C_{PD} for the LVDS receivers was calculated using equation 2 as follows. Since the LVDS receiver outputs switch rail to rail $V_{DD} = 3.3V$ or $5.0V$, C_{LT} must be accounted for.

$$C_{PD} = \frac{\text{Average(AIDD(slope))}}{V_{DD}} - C_{LT}$$

The C_{PD} value presented in Table 3 was calculated as follows in example 2.

2.1.2 Example 2

$$C_{PD} = \frac{\text{Average(AIDD(slope))}}{V_{DD}} - C_{LT} = \frac{\text{Average}(0.178, 0.178, 0.180)}{V_{DD}} - 40\text{pF} = 14.37\text{pF}$$

Table 2. UT54LVDS031LV/E Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS031LV/E | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) | |
|------------------------------------|------------------|-----------------|-----------|------------------------|--|
| VDD=3.3V CLT=20pF CPD=6.81pF | 25 | SIDD 0 | 15.0 | | |
| | 25 | 1 | 15.1 | | |
| | 25 | 50 | 16.5 | 0.028 | |
| | 25 | 100 | 17.7 | 0.024 | |
| | 25 | 150 | 18.4 | 0.014 | |
| | 25 | 200 | 19.8 | 0.028 | |
| | | | | Average Slope = 0.0236 | |
| | -55 | SIDD 0 | 15.2 | | |
| | -55 | 1 | 15.3 | | |
| | -55 | 50 | 16.7 | 0.028 | |
| | -55 | 100 | 17.8 | 0.022 | |
| | -55 | 150 | 18.6 | 0.016 | |
| | -55 | 200 | 19.7 | 0.022 | |
| | | | | Average Slope = 0.0221 | |
| | 125 | SIDD 0 | 15.0 | | |
| | 125 | 1 | 15.1 | | |
| | 125 | 50 | 16.4 | 0.026 | |
| | 125 | 100 | 17.3 | 0.018 | |
| | 125 | 150 | 18.5 | 0.024 | |
| | 125 | 200 | 19.4 | 0.018 | |
| | | | | Average Slope = 0.0216 | |

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 3. UT54LVDS032LV/E E Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS032LV/E | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) |
|---|------------------|-----------------------|-----------------------|----------------|
| VDD=3.3V C _{LT} =40pF C _{PD} =14.37pF | 25 | SIDD 0 | 10.9 | |
| | 25 | 1 | 11 | |
| | 25 | 50 | 20 | 0.183 |
| | 25 | 100 | 28.7 | 0.174 |
| | 25 | 150 | 31 | 0.046* |
| | 25 | 200 | 32 | 0.02* |
| | | | Average Slope = 0.178 | |
| | | | | |
| | -55 | SIDD 0 | 12.1 | |
| | -55 | 1 | 12.2 | |
| | -55 | 50 | 20 | 0.159 |
| | -55 | 100 | 29.9 | 0.198 |
| | -55 | 150 | 32.2 | 0.046* |
| | -55 | 200 | 33.5 | 0.026* |
| | | | Average Slope = 0.178 | |
| | | | | |
| | 125 | SIDD 0 | 9.8 | |
| | 125 | 1 | 9.9 | |
| | 125 | 50 | 18.9 | 0.183 |
| | 125 | 100 | 27.8 | 0.178 |
| 125 | 150 | 30.3 | 0.05* | |
| 125 | 200 | 30.8 | 0.01* | |
| | | Average Slope = 0.180 | | |

* = These values were not included in the Average Slope calculation. These values were omitted because the output of the receiver was not swinging rail to rail.

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 4. UT54LVDS032LVT E Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS032LVT | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) |
|---|------------------|-----------------|----------------------|----------------|
| VDD=3.3V C _{LT} =40pF C _{PD} =11.31pF | 25 | SIDD 0 | 7.3 | |
| | 25 | 1 | 7.49 | |
| | 25 | 50 | 18.04 | 0.215 |
| | 25 | 100 | 24 | 0.119 |
| | 25 | 150 | 30.98 | 0.139 |
| | 25 | 200 | 31.43 | 0.009* |
| | | | Average Slope =0.158 | |
| | | | | |
| | -55 | SIDD 0 | 9.1 | |
| | -55 | 1 | 9.35 | |
| | -55 | 50 | 20.77 | 0.233 |
| | -55 | 100 | 28 | 0.144 |
| | -55 | 150 | 32.01 | 0.080* |
| | -55 | 200 | 32.98 | 0.019* |
| | | | Average Slope =0.188 | |
| | | | | |
| | 125 | SIDD 0 | 7.08 | |
| | 125 | 1 | 7.2 | |
| | 125 | 50 | 17.67 | 0.213 |
| | 125 | 100 | 23.1 | 0.1086 |
| | 125 | 150 | 29.81 | 0.1342 |
| | 125 | 200 | 30.4 | 0.0118* |
| | | | Average Slope =0.161 | |

* = These values were not included in the Average Slope calculation. These values were omitted because the output of the receiver was not swinging rail to rail.

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 5. UT54LVDM031LV Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDM031LV | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) | |
|--|------------------|-----------------------|-----------------------|----------------|--|
| VDD=3.3V C _{LT} =20pF C _{PD} =4.72pF | 25 | SIDD 0 | 14.53 | | |
| | 25 | 1 | 14.56 | | |
| | 25 | 50 | 15.17 | 0.0124 | |
| | 25 | 100 | 15.54 | 0.0074 | |
| | 25 | 150 | 16.27 | 0.0146 | |
| | 25 | 200 | 18.09 | 0.0364 | |
| | | | Average Slope = 0.017 | | |
| | -55 | SIDD 0 | 14.9 | | |
| | -55 | 1 | 14.96 | | |
| | -55 | 50 | 15.65 | 0.0140 | |
| | -55 | 100 | 16.48 | 0.0166 | |
| | -55 | 150 | 17.1 | 0.0124 | |
| | -55 | 200 | 18.17 | 0.0214 | |
| | | | Average Slope = 0.016 | | |
| | 125 | SIDD 0 | 14.7 | | |
| | 125 | 1 | 14.72 | | |
| | 125 | 50 | 14.96 | 0.0048 | |
| | 125 | 100 | 15.45 | 0.0098 | |
| | 125 | 150 | 15.76 | 0.0062 | |
| | 125 | 200 | 17.3 | 0.0308 | |
| | | Average Slope = 0.013 | | | |

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 6. UT54LVDM055LV Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDM055LV | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) | |
|--|-------------------------|-----------------|-----------------------|----------------|--|
| VDD=3.3V C _{LT} =20pF (DRIVER) C _{LT} =40pF (RECEIVER) | 25 | SIDD 0 | 17 | | |
| | 25 | 1 | 17.03 | | |
| | 25 | 50 | 17.97 | 0.0191837 | |
| | 25 | 100 | 18.9 | 0.0186 | |
| | 25 | 150 | 20.56 | 0.0332 | |
| | 25 | 200 | 22.7 | 0.0428 | |
| | | | Average Slope =0.0284 | | |
| | | | | | |
| | C _{PD} =8.25pF | -55 | SIDD 0 | 17.23 | |
| | | -55 | 1 | 18.17 | |
| -55 | | 50 | 18.44 | 0.0055102 | |
| -55 | | 100 | 19.4 | 0.0192 | |
| -55 | | 150 | 21.01 | 0.0322 | |
| -55 | | 200 | 23.81 | 0.056 | |
| | | | Average Slope =0.0282 | | |
| | | | | | |
| 125 | | 125 | SIDD 0 | 16.9 | |
| | | 125 | 1 | 17 | |
| | 125 | 50 | 17.32 | 0.0065306 | |
| | 125 | 100 | 18.1 | 0.0156 | |
| | 125 | 150 | 20.21 | 0.0422 | |
| | 125 | 200 | 22 | 0.0358 | |
| | | | Average Slope =0.025 | | |

Calculating Power Dissipation on LVDS Driver/Receiver Family

2.2 5.0V Device Data

Devices: UT54LVDS031, UT54LVDS032, UT54LVDS031, and UT54LVDS032

Temperature: $T_C = 25^\circ\text{C}, +125^\circ\text{C}, -55^\circ\text{C}$

Voltage: $V_{DD} = 5.0\text{ V}$

Frequency: $f = 1\text{MHz}, 25\text{MHz}, 50\text{MHz}, 75\text{MHz}, 100\text{MHz}$




Figure 7. UT54LVDS031 Active current vs. Frequency

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 8. UT54LVDS032 Active current vs. Frequency




Figure 9. UT54LVDS031 Active current vs. Frequency

Calculating Power Dissipation on LVDS Driver/Receiver Family




Figure 10. UT54LVDCS032 Active current vs. Frequency

Again, the device characterization data used to generate Figures 7 to 10 follows in Tables 7 through 10. Using the AIDD graphs provided above, or the data contained below, an estimate of the power supply current can be calculated by taking the slope of the lines at various frequencies.

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 7. UT54LVDS031 Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS031 | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) |
|--|------------------|----------------------|----------------------|----------------|
| VDD=5.0V C _{LT} =20pF C _{PD} =9.31pF | 25 | SIDD 0 | 15.1 | |
| | 25 | 1 | 15.2 | |
| | 25 | 25 | 16.6 | 0.0583 |
| | 25 | 50 | 17.8 | 0.048 |
| | 25 | 75 | 18.6 | 0.032 |
| | 25 | 100 | 19.7 | 0.044 |
| | | | Average Slope =0.046 | |
| | | | | |
| | -55 | SIDD 0 | 15.8 | |
| | -55 | 1 | 15.9 | |
| | -55 | 25 | 17 | 0.0458 |
| | -55 | 50 | 18.2 | 0.048 |
| | -55 | 75 | 19.4 | 0.048 |
| | -55 | 100 | 20.4 | 0.04 |
| | | | Average Slope =0.045 | |
| | | | | |
| | 125 | SIDD 0 | 14.9 | |
| | 125 | 1 | 15.0 | |
| | 125 | 25 | 16.5 | 0.0625 |
| | 125 | 50 | 17.7 | 0.048 |
| 125 | 75 | 18.4 | 0.028 | |
| 125 | 100 | 19.8 | 0.056 | |
| | | Average Slope =0.048 | | |

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 8. UT54LVDS032 Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS032 | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) | |
|---|------------------|-----------------|-----------------------|-----------------------|--|
| VDD=5.0V C _{LT} =40pF C _{PD} =21.12pF | 25 | SIDD 0 | 6.8 | | |
| | 25 | 1 | 7 | | |
| | 25 | 25 | 14.5 | 0.3125 | |
| | 25 | 50 | 22 | 0.3 | |
| | 25 | 75 | 26.7 | 0.188* | |
| | 25 | 100 | 31 | 0.172* | |
| | | | | Average Slope =-0.306 | |
| | | | | | |
| | -55 | SIDD 0 | 8 | | |
| | -55 | 1 | 8.2 | | |
| | -55 | 25 | 15.9 | 0.32083333 | |
| | -55 | 50 | 23.5 | 0.304 | |
| | -55 | 75 | 27 | 0.14* | |
| | -55 | 100 | 32.7 | 0.228* | |
| | | | | Average Slope =-0.312 | |
| | | | | | |
| | 125 | SIDD 0 | 6.3 | | |
| | 125 | 1 | 6.5 | | |
| | 125 | 25 | 14 | 0.3125 | |
| | 125 | 50 | 21.1 | 0.284 | |
| 125 | 75 | 25.4 | 0.172* | | |
| 125 | 100 | 30.2 | 0.192* | | |
| | | | Average Slope =-0.298 | | |

* = These values were not included in the Average Slope calculation. These values were omitted because the output of the receiver was not swinging rail to rail.

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 9. UT54LVDS031 Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS031 | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) | |
|--|-----------------------|-----------------|-----------|----------------|--|
| VDD=5.0V C _{LT} =20pF C _{PD} =10.2pF | 25 | SIDD 0 | 15.16 | | |
| | 25 | 1 | 15.23 | | |
| | 25 | 25 | 15.83 | 0.025 | |
| | 25 | 50 | 16.72 | 0.0356 | |
| | 25 | 75 | 19.3 | 0.1032 | |
| | 25 | 100 | 21.2 | 0.076 | |
| | Average Slope =0.0599 | | | | |
| | -55 | SIDD 0 | 15.5 | | |
| | -55 | 1 | 15.56 | | |
| | -55 | 25 | 17.3 | 0.0725 | |
| | -55 | 50 | 18.78 | 0.0592 | |
| | -55 | 75 | 20.3 | 0.0608 | |
| | -55 | 100 | 21.4 | 0.044 | |
| | Average Slope =0.0591 | | | | |
| 125 | SIDD 0 | 14.4 | | | |
| 125 | 1 | 14.57 | | | |
| 125 | 25 | 14.95 | 0.0158333 | | |
| 125 | 50 | 15.16 | 0.0084 | | |
| 125 | 75 | 16.35 | 0.0476 | | |
| 125 | 100 | 19.18 | 0.1132 | | |
| Average Slope v0.046 | | | | | |

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 10. UT54LVDS032 Current vs. Frequency Data over Temperature with mA/MHz calculated

| UT54LVDS032 | Temperature (°C) | Frequency (MHz) | AIDD (mA) | Slope (mA/MHz) |
|---|------------------|----------------------|----------------------|----------------|
| VDD=5.0V C _{LT} =40pF C _{PD} =26.43pF | 25 | SIDD 0 | 6.8 | |
| | 25 | 1 | 7.09 | |
| | 25 | 25 | 15.04 | 0.3312 |
| | 25 | 50 | 24.03 | 0.3596 |
| | 25 | 75 | 25.9 | 0.0748* |
| | 25 | 100 | 29.87 | 0.1588* |
| | | | Average Slope =0.345 | |
| | | | | |
| | -55 | SIDD 0 | 8.1 | |
| | -55 | 1 | 8.34 | |
| | -55 | 25 | 15.4 | 0.294 |
| | -55 | 50 | 25.76 | 0.4144 |
| | -55 | 75 | 30 | 0.1696* |
| | -55 | 100 | 33.21 | 0.1284* |
| | | | Average Slope =0.354 | |
| | | | | |
| | 125 | SIDD 0 | 6.53 | |
| | 125 | 1 | 6.77 | |
| | 125 | 25 | 14.2 | 0.3095 |
| | 125 | 50 | 21.3 | 0.284 |
| 125 | 75 | 24.8 | 0.14* | |
| 125 | 100 | 30.11 | 0.2124* | |
| | | Average Slope =0.296 | | |

* = These values were not included in the Average Slope calculation. These values were omitted because the output of the receiver was not swinging rail to rail.

Calculating Power Dissipation on LVDS Driver/Receiver Family

3.0 Calculating of Power with Variable Load Capacitance

The following equations and examples are provided as a guide for estimating static power dissipation, dynamic power dissipation, and power dissipation capacitance using various capacitive loads.

Definition of Terms:

| | |
|-----------------------------|---|
| V_{DD} | Supply Voltage (V) |
| V_{OD} | Differential Output Voltage, $\pm 0.340V$ for Drivers/Receivers (V) |
| V_{OL} | Low-level output voltage (V) |
| $V_{OL}(\text{actual})$ | Load Dependant Low-level output voltage (V) |
| V_{OH} | High-level output voltage (V) |
| $V_{OH}(\text{actual})$ | Load Dependant High-level output voltage (V) |
| A_{IDD} | Active Current (mA) |
| $A_{IDD}(\text{slope})$ | Slope of A_{IDD} (mA/MHz) |
| $A_{IDD}(\text{frequency})$ | Active current at given frequency (mA) |
| S_{IDD} | Standby Current Device Enabled $f=0\text{MHz}$ (mA) |
| I_{OL} | Low level output current (mA) |
| I_{OH} | High level output current (mA) |
| I_{OD} | LVDS Driver Output Current (mA) |
| P_{DCL} | Percent Duty Cycle Driving Logic Low (%) |
| P_{DCH} | Percent Duty Cycle Driving Logic High (%) |
| N_{SWDP} | Number of switching differential pairs |
| N_o | Number of switching CMOS outputs |
| C_{PD} | Power Dissipation Capacitance (F) |
| C_L | Load Capacitance (F) |
| C_{LT} | Capacitive per switching output Tester Load (F) |
| f | Frequency (Hz) |
| P_{RLOAD} | Resistive Load Output Power (W) |
| P_{STD} | Static DC Power Dissipation for Driver (W) |
| P_{STR} | Static DC Power Dissipation for Receiver (W) |
| P_{DYND} | Dynamic Power Dissipation for Driver (W) |
| P_{DYNR} | Dynamic Power Dissipation for Receiver (W) |
| P_{TOTALD} | Total Driver Power Dissipation (W) |
| P_{TOTALR} | Total Receiver Power Dissipation (W) |

Calculating Power Dissipation on LVDS Driver/Receiver Family

Driver Static Power is the power the device consumes when enabled and V_{DD} is within the recommended operating conditions. Dynamic power is the power required to switch "N" number of LVDS/LVDM differential output pairs or single ended digital output loads. The total driver power is the static power plus the dynamic power plus the internal switching power at a given toggle frequency.

LVDS Receiver Power Calculations:

Static Device Power (P_{STD}):

$$P_{STD} = SIDD * V_{DD} \quad (3)$$

Dynamic Power per Switching Driver (P_{DYND}):

$$P_{DYND} = ((C_{PD} (V_{DD}^2 * f)) + (C_L (V_{DD} * V_{OD}) * f)) \quad (4)$$

Total Driver Power (P_{TOTALD}):

$$P_{TOTALD} = (P_{STD} + (N_{SWDP} * P_{DYND})) = (SIDD * V_{DD}) + (N_{SWDP} [(C_{PD} (V_{DD}^2 * f)) + (C_L (V_{DD} * V_{OD}) * f)]) \quad (5)$$

LVDS Receiver Power Calculations:

Static Device Power (P_{STR}):

$$P_{STR} = SIDD * V_{DD} \quad (6)$$

Resistive Output Load Power (P_{LOAD}):

$$P_{LOAD} = [(P_{DCL} * V_{OL} * I_{OL}) + (P_{DCH} * (V_{DD} - V_{OH}) * |I_{OH}|)] \quad (7)$$

Dynamic Power per Switching Receiver (P_{DYNR}):

$$P_{DYNR} = (C_{PD} (V_{DD}^2 * f)) + (C_L (V_{OH}(\text{actual}) - V_{OL}(\text{actual}))^2 * f) \quad (8)$$

Total Receiver Power (P_{TOTALR}):

$$P_{TOTALR} = P_{STR} + (N_O (P_{DYNR} + P_{LOAD})) \quad (9)$$

Calculating Power Dissipation on LVDS Driver/Receiver Family

Table 11. LVDS Driver/Receiver DC Electrical Parameters^{1, 2}

| LVDS Part ID | C _{LT} | I _{OD} | f (max) | V _{OL} ⁴ | V _{OH} ⁴ | I _{OH} ⁴ | I _{OL} ⁴ |
|----------------------------|-----------------|-----------------|---------|------------------------------|------------------------------|------------------------------|------------------------------|
| UT54LVDS031 | 20pF | 3.5mA | 77.7MHz | 0.90V | 1.60V | -- | -- |
| UT54LVDS032 | 40pF | -- | 77.7MHz | 0.3V | 4.0V | -0.4mA | 2.0mA |
| UT54LVDS031 | 20pF | 3.5mA | 77.7MHz | 0.90V | 1.60V | -- | -- |
| UT54LVDS032 | 40pF | -- | 77.7MHz | 0.3V | 4.0V | -0.4mA | 2.0mA |
| UT54LVDS031LV/E | 20pF | 3.5mA | 200MHz | 0.925V | 1.650V | -- | -- |
| UT54LVDS032LV/E | 40pF | -- | 200MHz | 0.25V | 2.7V | -0.4mA | 2.0mA |
| UT54LVDS032LVT | 40pF | 3.5mA | 200MHz | 0.25V | 2.7V | -- | -- |
| UT54LVDM031LV | 20pF | 10mA | 200MHz | 0.855V | 1.750V | -- | -- |
| UT54LVDM055LV ³ | 20pF | 10mA | 200MHz | 0.855V | 1.750V | -- | -- |
| | 40pF | -- | 200MHz | 0.25V | 2.7V | -0.4mA | 2.0mA |

Notes:

- 1) All values are typical unless otherwise noted.
- 2) The top line contains specifications for the Driver, the bottom line for the Receiver.
- 3) Values are per the datasheet DC electrical characteristics.

4.0 Example Calculations

The following sections walk the designer through two example calculations using the data and equations presented in sections 2.0 and 3.0 above.

4.1 Example 3

The UT54LVDS031LV analysis assumes utilization of 2 driver channels switching at 170MHz with 50pF capacitive loads at 25°C.

UT54LVDS031LV Driver Power

$$\begin{aligned}
 V_{DD} &= 3.3V & V_{OD} &= 0.340V \\
 N_{SWDP} &= 2 & I_{OD} &= .0035A \\
 C_L &= 50pF & f &= 170MHz \\
 A_{IDD}(\text{slope}) &= 0.028mA/MHz & C_{PD} &= 6.81pF \text{ (Table 2)} \\
 S_{IDD} &= 15.0mA \text{ (Table 2)}
 \end{aligned}$$

Static Device Power (P_{STD}):

Using equation (3):

$$P_{STD} = S_{IDD} * V_{DD} = 15.0mA * 3.3V = 49.5mW$$

Calculating Power Dissipation on LVDS Driver/Receiver Family

Dynamic Power per Active Driver (P_{DYN}):

$$P_{DYN} = ((C_{PD} (V_{DD}^2 * f)) + (C_L (V_{DD} * V_{OD}) * f)) = \\ ((6.81\text{pF} (3.3\text{V}^2 * 170\text{MHz})) + (50\text{pF} (3.3\text{V} * 0.340\text{V}) * 170\text{MHz})) = \\ 12.61\text{mW} + 9.53\text{mW} = 22.14\text{mW}$$

Total Device Power Dissipation (P_{TOTALD}):

2 switching differential outputs:

$$P_{TOTALD} = P_{STD} + (N_{SWDP} (P_{DYN})) = 49.56\text{mW} + (2(22.14\text{mW})) = 93.78\text{mW}$$

Quickly comparing the measured data from table 2 using Joule's Law ($P=I*V$):

$$I = (AIDD(\text{slope}) * f * N_{SWDP}) + SIDD = (0.028\text{mA} / \text{MHz} * 170\text{MHz} * 2) + 15.0\text{mA} = 24.52\text{mA}$$

2 switching differential outputs:

$$P = I * V = 24.52\text{mA} * 3.3\text{V} = 80.92\text{mW}$$

If example 4 were recalculated using a C_L of 20pF, a result of 82.34mW is obtained. Therefore, the C_{PD} form of the power calculation is within 2% of the Joule's Law form.

4.1 Example 4

The UT54LVDS032 analysis assumes utilization of all 4 receivers switching at 40MHz (50/50 duty cycle), with a 20pF capacitive load, and a 2.35k Ω pull up on the CMOS output, at -55°C. A pull up resistor is present on the CMOS output of the receiver to pull up the output of the receiver if the enable signals disable and Z state the outputs (EN = L and /EN = H). In practice the bias resistor will be defined by the system designer.

$$V_{DD} = 5.0\text{V}$$

$$C_L = 20\text{pF}$$

$$C_{PD} = 21.12\text{pF} \text{ (Table 8)}$$

$$N_o = 4$$

$$P_{DCL} = 0.5 \quad P_{DCH} = 0.5$$

$$f = 40\text{MHz}$$

$$V_{OH} (\text{actual}) = 5.0\text{V}$$

$$V_{OL} (\text{actual}) = V_{DD} - (2.35\text{k}\Omega * I_{OH}) = 5.0\text{V} - 4.7\text{V} = 0.3\text{V} \text{ at } I_{OL} = 2.0\text{mA}$$

Static Device Power (P_{STR}):

$$P_{STR} = SIDD * V_{DD} = 8.0\text{mA} * 5.0\text{V} = 40.0\text{mW}$$

Dynamic Power per Switching Receiver (P_{DYNR}):

$$P_{DYNR} = (C_{PD} (V_{DD}^2 * f)) + (C_L (V_{OH} (\text{actual}) - V_{OL} (\text{actual}))^2 * f) = \\ (21.12\text{pF} (5.0\text{V}^2 * 40\text{MHz})) + (20\text{pF} (5.0\text{V} - 0.3\text{V})^2 * 40\text{MHz}) = \\ 21.1\text{mW} + 17.7\text{mW} = 38.79\text{mW}$$

Calculating Power Dissipation on LVDS Driver/Receiver Family

Resistive Output Load Power (P_{LOAD}):

$$P_{LOAD} = [(P_{DCL} * V_{OL} * I_{OL}) + (P_{DCH} * (V_{DD} - V_{OH}) * |I_{OH}|)] = [(0.5 * 0.3V * 2.0mA) + (0.5 * (5.0V - 5.0V) * 0.4mA)] = 0.3mW + 0 = 0.3mW$$

Total Device Power (P_{TOTALR}):

$$P_{TOTALRm} = P_{STR} + (N_o (P_{DYNR} + P_{LOAD})) = 40.0mW + (4(38.79mW + 0.3mW)) = 196.37mW$$

Quickly comparing this to Joule's Law ($P=I*V$):

4 switching outputs:

$$I = ((A_{IDD}(\text{slope})) * f * N_o) + S_{IDD} = (0.304mA / MHz * 40MHz * 4) + 8.0mA = 56.64mA$$

$$P = I * V = 56.64mA * 5.0V = 283.2mW \quad \text{for 4 outputs switching}$$

If example 5 were recalculated using a C_L of 40pF, a result of 267.06mW is obtained. Therefore, the C_{PD} form of the power calculation is within 6% of the Joule's Law form.

5.0 Conclusion

This application note empowers the designer to more accurately determine the power dissipation of CAES LVDS products as implemented in the user's application. The calculations described in the above sections employ application specific variables such as load capacitance, frequency, DC loading, etc that contribute to overall power dissipation. With accurate power dissipation improved power supply selection and thermal management schemes can be designed.

6.0 Additional Comments

Data contained in this application note is NOT GUARANTEED. The data is intended to provide system designers with better estimate of LVDS driver and receiver power dissipation.

To optimize power conservation tie unused driver inputs either high (V_{DD}) or low (V_{SS}), and leave unused outputs unconnected (no termination resistor connected, R_T).

Leave unused receiver inputs floating, the unused input pins should be floated near the pin on the receiver device. There is a fail safe mode on the CAES LVDS receivers that force the outputs to a high state. Unused receiver inputs should not be connected to noise sources. Do not connect unused receiver input pins to a floating cable or trace because they will act as a noise antenna. Unused receiver outputs should be left unconnected to further power conservation.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.