

PROBLEM ADVISORY


1. TITLE MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 1MEG X 32-BIT, (32M), RADIATION-HARDENED DUAL VOLTAGE SRAM with embedded EDAC, MULTICHIP MODULE			2. DOCUMENT NUMBER SPO-2012-PA-0002		
			3. DATE (Year, Month, Date) 2012, OCTOBER, 04		
4. MANUFACTURER NAME AND ADDRESS CAES 4350 CENTENNIAL BOULEVARD COLORADO SPRINGS, COLORADO 80907-3486			5. MANUFACTURER POINT OF CONTACT NAME Mike Leslie		
			6. MANUFACTURER POINT OF CONTACT TELEPHONE (719) 594-8148		
			7. MANUFACTURER POINT OF CONTACT EMAIL Mike.Leslie@cobhamaes.com		
8. CAGE CODE 65342	9. LDC START ALL	10. LDC END ALL	11. PRODUCT IDENTIFICATION CODE QS16, QS17	12. BASE PART UT8ER1M32M/S	
13. BLANK			14. SMD NUMBER 5962-10202	15. DEVICE TYPE DESIGNATOR 01 - 04	
			15. RHA LEVELS R	16. QML LEVEL Q, Q+, V	
			17. NON QML LEVEL HiRel, Proto	18. BLANK	
20. PROBLEM DESCRIPTION / DISCUSSION / EFFECT The EDAC control register electrical performance characteristic parameter t_{AVCL} (Table 1A, sheet 8 of SMD: 5962-10202) min of 200ns is insufficient for reliable accesses to the EDAC control register settings. An incorrect test method resulted in inaccurate initial characterization data.					
21. ACTION TAKEN / PLANNED CAES' test methodology has been corrected. Device Characterization has been performed to verify compliance with the increased 400ns minimum specification. Additionally, parameters t_{CHAV} and t_{CLAX} specifications of 0ns minimum were added to clarify the EDAC control register sequence. CAES is working in coordination with DLA Land and Maritime to effect the changes referenced in this ADEPT to the SMD, which is currently at revision level B. The proposed list of SMD changes related to parameters t_{CHAV} , t_{CLAX} , and t_{AVCL} are appended to this GIDEP. Fielded units are guaranteed by design to meet these parameters, no field returns are planned.					
22. DISPOSITIONARY RECOMMENDATION:		USE AS IS <input type="checkbox"/>	CONTACT MANUFACTURER <input type="checkbox"/>	REMOVE & REPLACE <input type="checkbox"/>	CHECK & USE AS IS <input checked="" type="checkbox"/>
23. ADEPT REPRESENTATIVE Timothy L. Meade		24. SIGNATURE 			25. DATE 2012, October, 04

TABLE IA. Electrical performance characteristics (sheet 8)

Previous:

Test	Symbol	Test condition	Group A subgroups	Device Type	Limits		Units
					min	max	
Address valid to control low	t _{AVCL}		9,10,11	All	200		ns

Corrected:


Test	Symbol	Test condition	Group A subgroups	Device Type	Limits		Units
					min	max	
Address valid to control low	t _{AVCL}		9,10,11	All	400		ns

Added parameter to TABLE IA. Electrical performance characteristics (sheet 8)

Test	Symbol	Test condition	Group A subgroups	Device Type	Limits		Units
					min	max	
MBE high to address valid	t _{CHAV}		9,10,11	All	0		ns
MBE low to address invalid	t _{CLAX}		9,10,11	All	0		ns

FIGURE 5. Timing waveforms - Continued (sheet 23)

Previous:




Notes:

1. MBE is driven high by the user.
2. Lower 9 bits of the last address are used to read or configure the control register (see vendor data sheet)
3. $\overline{SCRUB} \geq V_{OH}$ before the start of the configuration cycle. Ignore \overline{SCRUB} during configuration cycle.

EDAC Control register cycle (Odd die numbers)

Corrected:




Notes:

1. MBE is driven high by the user.
2. Lower 10 bits of the last address are used to read or configure the control register (see vendor data sheet)
3. $\overline{SCRUB} \geq V_{OH}$ before the start of the configuration cycle. Ignore \overline{SCRUB} during configuration cycle.
4. Device must see a transition to address 70000h coincident with or subsequent to MBE assertion.

EDAC Control register cycle (Odd die numbers)

FIGURE 5. Timing waveforms - Continued (sheet 24)

Previous:




Notes:

1. MBE is driven high by the user.
2. Lower 9 bits of the last address are used to read or configure the control register (see vendor data sheet)
3. $\overline{SCRUB} \geq V_{OH}$ before the start of the configuration cycle. Ignore \overline{SCRUB} during configuration cycle.

EDAC Control register cycle (Even die numbers)

Corrected:



Notes:

1. MBE is driven high by the user.
2. Bits A2 and A1 of the last address are used to read or configure the control register (see vendor data sheet)
3. $\overline{SCRUB} \geq V_{OH}$ before the start of the configuration cycle. Ignore \overline{SCRUB} during configuration cycle.
4. Device must see a transition to address 20820h coincident with or subsequent to MBE assertion.

EDAC Control register cycle (Even die numbers)