

AEROSPACE DATA EXCHANGE PROGRAM TRANSMITTAL

# PRODUCT CHANGE NOTICE



<b>1. TITLE</b> MICROCIRCUIT, DIGITAL, CMOS, SERIAL MICROCODED MULTI-MODE INTELLIGENT TERMINAL AND TRANSCEIVER, SILICON		<b>2. DOCUMENT NUMBER</b> SPO-2012-PCN-0005	
<b>4. MANUFACTURER NAME AND ADDRESS</b> CAES 4350 CENTENNIAL BOULEVARD COLORADO SPRINGS, COLORADO 80907-3486		<b>3. DATE (Year, Month, Date)</b> 2012 Mar 16	
<b>8. CAGE CODE</b> 65342		<b>5. MANUFACTURER POINT OF CONTACT NAME</b> Tony Sims	
<b>9. EFFECTIVE DATE</b> 1999 APRIL 12		<b>6. MANUFACTURER POINT OF CONTACT TELEPHONE</b> 719-594-8446	
<b>12. BLANK</b>		<b>7. MANUFACTURER POINT OF CONTACT EMAIL</b> Tony.Sims@cobhamaes.com	
<b>10. PRODUCT IDENTIFICATION CODE</b> MM019		<b>11. BASE PART</b> UT69151XTE5	
<b>13. SMD NUMBER</b> 5962-94758		<b>14. DEVICE TYPE DESIGNATOR</b> 08	
<b>15. RHA LEVELS</b> N/A		<b>16. QML LEVEL</b> Q	
<b>17. NON QML LEVEL</b> P & C		<b>18. BLANK</b>	

**19. PRODUCT CHANGE**

The following contended parameters have changed:

Description	Parameter	Old Spec Value	New Spec Value
Write pulse width (contended)	t <sub>WP2</sub>	1700ns	2060ns
RDY# low time (contended)	t <sub>RDYL2</sub>	1700ns	2040ns

The parameters identified above apply to each of the following categories as listed in TABLE I of the SMD:

- Non-multiplexed memory/register write (8-bit), sheet 9
- Non-multiplexed memory/register read (8-bit), sheet 9
- Non-multiplexed memory/register write (16-bit), sheet 10
- Non-multiplexed memory/register read (16-bit), sheet 10
- Multiplexed memory/register write (8-bit), sheet 11
- Multiplexed memory/register read (8-bit), sheet 11
- Multiplexed memory/register write (16-bit), sheet 12
- Multiplexed memory/register read (16-bit), sheet 13

The reason for this change is that CAES identified a worst-case contended memory access scenario where the above parameters can stretch beyond the former specification limit by approximately 300ns.

The worst case contended memory scenario occurs under two modes of device operation: Bus Controller and Monitor.

During the Bus Controller operating mode, a coincident host generated memory access request contends with the device's internally generated memory access request to perform a COMMAND BLOCK READ or COMMAND BLOCK with INTERRUPT INFORMATION UPDATE results in the worst case contended situation. The internally generated access of 8 memory locations will take priority and complete its accesses before the host access is allowed to complete.

Similarly, for the MONITOR operating mode, a worst case COMMAND BLOCK with INTERRUPT INFORMATION UPDATE will holdoff a contended host access in order to complete a burst write of 9 internal memory locations.

The rate of occurrence for a worst case contended memory access is very low due to the sporadic and asynchronous nature of these contended scenarios. Because most systems use the RDY# signal from the UT69151XTE5 to insert wait states to the host processor, successful memory accesses are ensured, regardless of the actual timing of the t<sub>WP2</sub> and t<sub>RDYL2</sub> parameters.

<b>20. DISPOSITIONARY RECOMMENDATION:</b>	USE AS IS <input type="checkbox"/>	CONTACT MANUFACTURER <input type="checkbox"/>	REMOVE & REPLACE <input type="checkbox"/>	CHECK & <input checked="" type="checkbox"/>
<b>21. ADEPT REPRESENTATIVE</b> Timothy L. Meade	<b>22. SIGNATURE</b> 			<b>23. DATE</b> 2012, May, 07