UT54LVDS218 LVDS Deserializer

Estimated 8 week lead time for prototypes; 10 week for HiRel

Log in for pricing

The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a rate of 525Mbps per LVDS data channel and data throughput is 1.575 Gbit/s (197 Mbytes/sec).

The UT54LVDS218 Deserializer allows the use of wide, high speed TTL interfaces while reducing overall EMI and cable size.  All pins have Cold Spare buffers. These buffers will be high impedance when VDD is tied to VSS.



  • General LVDS serial data link (x3) + clock transmission (x1) at high aggregate data rates
  • General systems requiring aggregate data rates up to 1.575 Gbps (bits) or 197 MBps (bytes)


  • 15 to 75MHz shift clock support
  • 50% duty cycle on receiver output clock
  • Low power consumption
  • Cold sparing all pins
  • +1V common mode range (around +1.2V)
  • Narrow bus reduces cable size and cost
  • Up to 1.575 Gbps throughput
  • Up to 197 Megabytes/sec bandwidth
  • 325 mV (typ) swing LVDS devices for low EMI
  • PLL requires no external components
  • Rising edge strobe
  • Operational environment; total dose irradiation testing to MILSTD-883 Method 1019
    • Total-dose: 300 krad(Si) and 1 Mrad(Si)
    • Latchup immune (LET > 100 MeV-cm2/mg)
  • Packaging options:
    • 48-lead flatpack (1.4 grams)
  • Standard Microcircuit Drawing 5962-01535
    • QML Q and V compliant part
  • Compatible with TIA/EIA-644 LVDS standard

Log in for pricing